

DOCKET NO. 00-BN-067 (STMI01-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

**IN THE CLAIMS**

Please amend the claims as follows.

1. (Previously Presented) A data processor comprising:  
an instruction execution pipeline comprising N processing stages; and  
an instruction issue unit capable of fetching instructions into the instruction execution pipeline, the instructions fetched from an instruction cache associated with the data processor, each of the fetched instructions comprising from one to S syllables, the instruction issue unit comprising:  
a first buffer comprising S storage locations capable of receiving and storing the syllables associated with the fetched instructions;  
a second buffer comprising S storage locations capable of receiving and storing the syllables associated with the fetched instructions; and  
a controller capable of:  
determining if a first one of the storage locations in the first buffer is full;  
in response to a determination that the first one of the storage locations in the first buffer is full, causing a corresponding syllable in an incoming fetched instruction to be stored in a corresponding one of the storage locations in the second buffer;  
using a stop bit in a highest syllable of one of the instructions to determine whether every syllable of the instruction has been stored in the first buffer; and  
in response to a determination that every syllable of one of the instructions

DOCKET NO. 00-BN-067 (STMI01-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

has been stored in the first buffer, causing the syllables of the instruction to be transferred from the first buffer into at least one of a plurality of issue lanes leading into the instruction execution pipeline;

wherein the instruction issue unit is capable of fetching syllables from multiple cache lines of the instruction cache during a single fetch.

2. (Original) The data processor as set forth in Claim 1 wherein  $S=4$ .
3. (Original) The data processor as set forth in Claim 1 wherein  $S=8$ .
4. (Original) The data processor as set forth in Claim 1 wherein  $S$  is a multiple of four.
5. (Previously Presented) The data processor as set forth in Claim 1 wherein each of the syllables comprises 32 bits.
6. (Previously Presented) The data processor as set forth in Claim 1 wherein each of the syllables comprises 16 bits.
7. (Previously Presented) The data processor as set forth in Claim 1 wherein each of the syllables comprises 64 bits.

DOCKET NO. 00-BN-067 (STMI01-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

8. (Cancelled).

9. (Previously Presented) The data processor as set forth in Claim 1 wherein the controller is further capable of:

determining if the syllable in the first one of the storage locations in the first buffer has been transferred from the first buffer to the instruction pipeline; and

in response to a determination that the syllable in the first one of the storage locations has been transferred, causing the corresponding syllable stored in the corresponding one of the storage locations in the second buffer to be transferred to the first one of the storage locations in the first buffer.

10. (Previously Presented) The data processor as set forth in Claim 9 further comprising a switching circuit controlled by the controller and operable to transfer syllables from the second buffer to the first buffer.

DOCKET NO. 00-BN-067 (STMI01-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

11. (Previously Presented) A processing system comprising:

a data processor comprising:

an instruction execution pipeline comprising N processing stages; and

an instruction issue unit capable of fetching instructions into the instruction execution pipeline, the instructions fetched from an instruction cache associated with the data processor, each of the fetched instructions comprising from one to S syllables, the instruction issue unit comprising:

a first buffer comprising S storage locations capable of receiving and storing the syllables associated with the fetched instructions;

a second buffer comprising S storage locations capable of receiving and storing the syllables associated with the fetched instructions; and

a controller capable of:

determining if a first one of the storage locations in the first buffer is full;

in response to a determination that the first one of the storage locations in the first buffer is full, causing a corresponding syllable in an incoming fetched instruction to be stored in a corresponding one of the storage locations in the second buffer;

using a stop bit in a highest syllable of one of the instructions to determine whether every syllable of the instruction has been stored in the first buffer; and

in response to a determination that every syllable of one of the instructions has been stored in the first buffer, causing the syllables of the instruction to be

DOCKET NO. 00-BN-067 (STM101-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

transferred from the first buffer into at least one of a plurality of issue lanes leading into the instruction execution pipeline;

a memory coupled to the data processor; and

a plurality of memory-mapped peripheral circuits coupled to the data processor for performing selected functions in association with the data processor;

wherein the instruction issue unit is capable of fetching syllables from multiple cache lines of the instruction cache during a single fetch.

12. (Original) The processing system as set forth in Claim 11 wherein  $S=4$ .
13. (Original) The processing system as set forth in Claim 11 wherein  $S=8$ .
14. (Original) The processing system as set forth in Claim 11 wherein  $S$  is a multiple of four.
15. (Previously Presented) The processing system as set forth in Claim 11 wherein each of the syllables comprises 32 bits.
16. (Previously Presented) The processing system as set forth in Claim 11 wherein each of the syllables comprises 16 bits.

DOCKET NO. 00-BN-067 (STM101-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

17. (Previously Presented) The processing system as set forth in Claim 11 wherein each of the syllables comprises 64 bits.

18. (Cancelled).

19. (Previously Presented) The processing system as set forth in Claim 11 wherein the controller is further capable of:

determining if the syllable in the first one of the storage locations in the first buffer has been transferred from the first buffer to the instruction pipeline; and

in response to a determination that the syllable in the first one of the storage locations has been transferred, causing the corresponding syllable stored in the corresponding one of the storage locations in the second buffer to be transferred to the first one of the storage locations in the first buffer.

20. (Previously Presented) The processing system as set forth in Claim 19 further comprising a switching circuit controlled by the controller and operable to transfer syllables from the second buffer to the first buffer.

DOCKET NO. 00-BN-067 (STMI01-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

21. (Previously Presented) For use in a data processor comprising an instruction execution pipeline having  $N$  processing stages, a method of fetching instructions into the instruction execution pipeline, each of the fetched instructions comprising from one to  $S$  syllables, the method comprising the steps of:

fetching syllables from an instruction cache associated with the data processor, wherein fetching the syllables comprises fetching syllables from multiple cache lines of the instruction cache during a single fetch;

storing at least one of the fetched syllables in a first buffer, the first buffer comprising  $S$  storage locations;

determining if a first one of the storage locations in the first buffer is full;

in response to a determination that the first one of the storage locations in the first buffer is full, storing another of the fetched syllables in a corresponding storage location in a second buffer, wherein the second buffer comprises  $S$  storage locations; and

transferring at least one of the syllables in the first buffer into at least one of a plurality of issue lanes leading into the instruction execution pipeline in response to determining that every syllable of one of the instructions has been stored in the first buffer using a stop bit in a highest syllable of the instruction.

22. (Original) The method as set forth in Claim 21 wherein  $S$  is a multiple of four.

DOCKET NO. 00-BN-067 (STMI01-00067)  
U.S. SERIAL NO. 09/751,679  
PATENT

23. (Previously Presented) The method as set forth in Claim 21 wherein each of the syllables comprises one of: a) 16 bits, b) 32 bits, and c) 64 bits.

24. (Cancelled).

25. (Currently Amended) The method as set forth in Claim ~~[[24]]~~ 21 further comprising the steps of:

determining if the syllable in the first one of the storage locations in the first buffer has been transferred from the first buffer to the instruction pipeline; and

in response to a determination that the syllable in the first one of the storage locations in the first buffer has been transferred, transferring the corresponding syllable stored in the corresponding storage location in the second buffer to the first one of the storage locations in the first buffer.